

Model Name: GA-P55-UD3L 2.3

SHEET TITLE

01	COVER SHEET
02	BOM & PCB MODIFY HISTORY
03	BLOCK DIAGRAM
04	CPU LGA1156-A
05	CPU LGA1156-B
06	CPU LGA1156-C
07	DDR III CHANNEL A
08	DDR III CHANNEL B
09	DDR III POWER CAP
10	PCH FDI,DMI,USB,PCIE,NVRAM
11	PCH DP,CLK BUFFER
12	PCH HOST,SATA,PCI
13	PCH GPIO,CTRL,AUDIO
14	PCH PWR,GND
15	PCI EXPRESS*16 SLOT
16	PCI EXPRESS*4 SLOT
17	PCI EXPRESS*1 SLOT
18	PCI SLOT X4
19	ITE 8720 LPC IO
20	COM, -PROHOT , DYNAMIC OC , LPT
21	Dual BIOS
22	ALC892R
23	REAR AUDIO JACK
24	CLOCK GEN ICS9LPRS914
25	VCORE PWM ISL6334CR
26	CPU VTT PWM ISL6322G
27	DDR 15V & VCC1 05 PCH PWM ISL6545CBZ

SHEET TITLE

28	DISCRETE POWER
29	F PANEL ,USB , FDD
30	ATX POWER
31	J363
32	REALTEK RTL8111E
33	TPM SLB9635TT
34	HWM,KB/MS , FAN CTRL
35	TABLE LIST
36	
37	
38	
39	
40	
41	
42	
43	
44	
45	
46	

GA-P55-UD3L Version: 2.3


Component value change history


[illegible]

Circuit or PCB layout change
for next version

[illegible]

BLOCK DIAGRAM





LGA1156A

MAAA0 AW18
MAAA1 AW15
MAAA2 AW15
MAAA3 AU15
MAAA4 AW14
MAAA5 AW13
MAAA6 AW14
MAAA7 AW13
MAAA8 AU14
MAAA9 AW12
MAAA10 AT19
MAAA11 AU13
MAAA12 AW11
MAAA13 AU24
MAAA14 AT11
MAAA15 AR10

SA_MA[0]
SA_MA[1]
SA_MA[2]
SA_MA[3]
SA_MA[4]
SA_MA[5]
SA_MA[6]
SA_MA[7]
SA_MA[8]
SA_MA[9]
SA_MA[10]
SA_MA[11]
SA_MA[12]
SA_MA[13]
SA_MA[14]
SA_MA[15]

SA_WE#
SA_CAS#
SA_RAS#
SA_BS[0]
SA_BS[1]
SA_BS[2]

SA_CS[0]
SA_CS[1]
SA_CS[2]
SA_CS[3]

SA_CKE[0]
SA_CKE[1]
SA_CKE[2]
SA_CKE[3]

MODT_A0 AV23
MODT_A1 AV24
MODT_A2 AW23
MODT_A3 AY24

SA_DQS[3]
SA_DQS#3
SA_DM[3]

DCLKA0 AR22
DCLKA0 AR21
DCLKA1 AP18
DCLKA1 AN18
DCLKA2 AN21
DCLKA2 AP21
DCLKA3 AP19
DCLKA3 AN19

SA_CK[0]
SA_CK[1]
SA_CK[2]
SA_CK[3]
SA_CK#0
SA_CK#1
SA_CK#2
SA_CK#3

7,8 -DDR3_RST -DDR3_RST AV8

TP1# AK22
TP1# AM22
TP1# AL23
TP1# AK23

SA_CS#4
SA_CS#5
SA_CS#6
SA_CS#7

DQSA8 AL10
DQSA8 AM10

SA_DQS[8]
SA_DQS#8

SACB0 AP10
SACB1 AR11
SACB3 AP11
SACB4 AK9
SACB5 AL9
SACB6 AK11
SACB7 AM11

SA_ECC_CB[0]
SA_ECC_CB[1]
SA_ECC_CB[2]
SA_ECC_CB[3]
SA_ECC_CB[4]
SA_ECC_CB[5]
SA_ECC_CB[6]
SA_ECC_CB[7]

SA_DQ[40]
SA_DQ[41]
SA_DQ[42]
SA_DQ[43]
SA_DQ[44]
SA_DQ[45]
SA_DQ[46]
SA_DQ[47]

SA_DQS[6]
SA_DQS#6
SA_DM[6]

SA_DQ[48]
SA_DQ[49]
SA_DQ[50]
SA_DQ[51]
SA_DQ[52]
SA_DQ[53]
SA_DQ[54]
SA_DQ[55]

SA_DQS[7]
SA_DQS#7
SA_DM[7]

SA_DQ[56]
SA_DQ[57]
SA_DQ[58]
SA_DQ[59]
SA_DQ[60]
SA_DQ[61]
SA_DQ[62]
SA_DQ[63]

DDR_A

1 OF 10

LGA1156[10SC1-F01156-01R]

LGA1156B

MAAB0 AU20
MAAB1 AU18
MAAB2 AU18
MAAB3 AU17
MAAB4 AY18
MAAB5 AV17
MAAB6 AU16
MAAB7 AU16
MAAB8 AT17
MAAB9 AV16
MAAB10 AY16
MAAB11 AW16
MAAB12 AW15
MAAB13 AY12
MAAB14 AY11
MAAB15 AV11

SB_MA[0]
SB_MA[1]
SB_MA[2]
SB_MA[3]
SB_MA[4]
SB_MA[5]
SB_MA[6]
SB_MA[7]
SB_MA[8]
SB_MA[9]
SB_MA[10]
SB_MA[11]
SB_MA[12]
SB_MA[13]
SB_MA[14]
SB_MA[15]

SB_DQS[0]
SB_DQS#0
SB_DM[0]
AD7 MDB0
AD6 MDB1
AD5 MDB2
AD4 MDB3
AD3 MDB4
AD2 MDB5
AD1 MDB6
AD0 MDB7
AH6 DQSB1
AH5 -DQSB1
AH4 DMB1

-SWEB -SWEB AU28
-SCASB -SCASB AU22
-SRASB -SRASB AU26

SB_WE#
SB_CAS#
SB_RAS#
SB_DQ[0]
SB_DQ[1]
SB_DQ[2]
SB_DQ[3]
SB_DQ[4]
SB_DQ[5]

SBAB0 SBAB1
SBAB2 SBAB2

SB_BS[0]
SB_BS[1]
SB_BS[2]

-CSB0 -CSB1
-CSB2 -CSB2
-CSB3 -CSB3

SB_CS#0
SB_CS#1
SB_CS#2
SB_CS#3

CKEB0 CKEB1
CKEB1 CKEB2
CKEB2 CKEB3

SB_CKE[0]
SB_CKE[1]
SB_CKE[2]
SB_CKE[3]

MODT_B0 AU27
MODT_B1 AU29
MODT_B2 AV27
MODT_B3 AU28

SB_ODT[0]
SB_ODT[1]
SB_ODT[2]
SB_ODT[3]

TP1# AM23
TP13 -AM24
TP15 -AL24
TP17 -AK24

SB_DQS[3]
SB_DQS#3
SB_DM[3]

DCLKB0 DCLKB0
DCLKB0 DCLKB0
DCLKB1 DCLKB1
DCLKB1 DCLKB2
DCLKB2 DCLKB2
DCLKB2 DCLKB3
DCLKB3 DCLKB3

SB_CK[0]
SB_CK#0
SB_CK[1]
SB_CK#1
SB_CK[2]
SB_CK#2
SB_CK[3]
SB_CK#3

TP1# AM23
TP13 -AM24
TP15 -AL24
TP17 -AK24

SB_CS#4
SB_CS#5
SB_CS#6
SB_CS#7

DQSB8 AR14
-DQSB8 AR13

SB_DQS[8]
SB_DQS#8

SBCB0 AR12
SBCB1 AT13
SBCB2 AN15
SBCB3 AP14
SBCB4 AM12
SBCB5 AN12
SBCB6 AN14
SBCB7 AP13

SB_ECC_CB[0]
SB_ECC_CB[1]
SB_ECC_CB[2]
SB_ECC_CB[3]
SB_ECC_CB[4]
SB_ECC_CB[5]
SB_ECC_CB[6]
SB_ECC_CB[7]

SA_DQ[40]
SA_DQ[41]
SA_DQ[42]
SA_DQ[43]
SA_DQ[44]
SA_DQ[45]
SA_DQ[46]
SA_DQ[47]

SB_DQS[5]
SB_DQS#5
SB_DM[5]

SA_DQ[48]
SA_DQ[49]
SA_DQ[50]
SA_DQ[51]
SA_DQ[52]
SA_DQ[53]
SA_DQ[54]
SA_DQ[55]

SB_DQ[40]
SB_DQ[41]
SB_DQ[42]
SB_DQ[43]
SB_DQ[44]
SB_DQ[45]
SB_DQ[46]
SB_DQ[47]

SA_DQS[6]
SA_DQS#6
SA_DM[6]

SB_DQS[6]
SB_DQS#6
SB_DM[6]

SA_DQ[48]
SA_DQ[49]
SA_DQ[50]
SA_DQ[51]
SA_DQ[52]
SA_DQ[53]
SA_DQ[54]
SA_DQ[55]

SB_DQ[48]
SB_DQ[49]
SB_DQ[50]
SB_DQ[51]
SB_DQ[52]
SB_DQ[53]
SB_DQ[54]
SB_DQ[55]

SA_DQS[7]
SA_DQS#7
SA_DM[7]

SB_DQS[7]
SB_DQS#7
SB_DM[7]


SA_DQ[56]
SA_DQ[57]
SA_DQ[58]
SA_DQ[59]
SA_DQ[60]
SA_DQ[61]
SA_DQ[62]
SA_DQ[63]

SB_DQ[56]
SB_DQ[57]
SB_DQ[58]
SB_DQ[59]
SB_DQ[60]
SB_DQ[61]
SB_DQ[62]
SB_DQ[63]

DDR_B

2 OF 10

LGA1156[10SC1-F01156-01R]



Need check the new CPU ME

LGA1156




PLATE+LM[12KRC-0F0001-01R]

Gigabyte Technology


CPU LGA1156-B

Title		Rev	
Document Number		2.3	
Size		GA-P55-UD3L	
Date		Thursday, June 24, 2010	
Sheet		5 of 35	













DDR TERMINATION CHANNEL A/B

DDR15V Decouple




DDRVTT Decouple



COUPON1 COUPON1 1 2 COUPONX VCC3

COUPON2 COUPON2 1 2 COUPONX


Gigabyte Technology			
Title			
DDRIII POWER CAP			
Size B	Document Number	GA-P55-UD3L	Rev 2.3
Date:	Thursday, June 24, 2010	Sheet 9 of 35	





NV_ALE	
Hi	Enable Danbury
Lo	Disable Danbury

```
DMI Terminator voltage
HI : AC COUP : TX/RX TO VCC
LO : DC COUP : HALF SWING
```

<h1 style="text-align: center;">Gigabyte Technology</h1>			
Title: PCH FDI,DMI,USB ,PCIE,NVRAM			
Size B	Document Number: GA-P55-UD3L		Rev 2.3
Date:	Thursday, June 24, 2010	Sheet 10	of 35










Gigabyte Technology			
Title			
PCI EXPRESS * 16			
Size	Document Number	Rev	
Custom	GA-P55-UD3L	2.3	
Date:	Thursday, June 24, 2010	Sheet	15 of 35


PCIE*1




Function	SEL
xI--> xOa	L;PCIE X4 SLOT-->X1
xI--> xOb	H;PCIE X4 SLOT-->X4

Gigabyte Technology





Title			PCIE X1 1,2
Size	Document Number	Rev	
Custom	GA-P55-UD3L	2.3	
Date:	Thursday, June 24, 2010	Sheet	17 of 35




COMA




COM RI




LPT PORT



DYNAMIC CURRENT OC



-PROHOT




Gigabyte Technology			
Title			
COM & PROHOT/Dynamic O.C.			
Size	Document Number	Rev	
Custom		GA-P55-UD3L	
Date:	Thursday, June 24, 2010	Sheet	20 of 35

<i>Gigabyte Technology</i>			
Title			
BIOS			
Size	Document Number	GA-P55-UD3L	Rev
Custom			2.3
Date:	Thursday, June 24, 2010	Sheet	21 of 35


AZALIA CODEC

	ALC883	ALC888-VA	ALC888B	ALC888-VD	ALC892
CR46	X	X	X	X	X
CR57	X	X	X	X	X
CR49	O	O	X	X	X
CBC40	X	X	X	10uF/X5R	10uF/X5R
CR20	O	X	X	X	X
CR26	20K/1%	20K/1%	20K/1%	20K/1%	20K/1%
CR47	X	X	X	X	O
CR48	O	O	O	O	X
CBC2/CBC4/CBC5/ CBC6/CBC10/CBC11	4.7uF/ X5R	4.7uF/ X5R	4.7uF/ X5R	4.7uF/ X5R	4.7uF/ X5R
CR1/CR3/CR10/CR12/CR15/CR19/ CR56/CR27/CR55/CR37/CR28/ CR34/CR6/CR9/CR51/CR61	75 ohm	75 ohm	75 ohm	75 ohm	75 ohm


co-layout




CODEC POWER/EMI PAD





CD IN




SPDIF_IN



AZALIA JACK




LINE-OUT




LINE-IN

Verify MIC function in LINE-in



MIC-IN




SURROUND

CENLFE

SURRBACK

AZALIA FRONT PANEL





Gigabyte Technology



AUDIO JACK
GA-P55-UD3L

Title	Document Number	Rev
Size	Custom	2.3
Date	Thursday, June 24, 2010	Sheet 23 of 35

0歐姆：[18/4/10/4/18]




FSC	FSB	FSA	CPU
0	0	0	266MHz
0	0	1	133MHz
0	1	0	200MHz
0	1	1	166MHz
1	0	0	333MHz
1	1	0	400MHz





Rev 0.2 modified

Title			
CK505 CLK GEN			
Size	Document Number		Rev
Custom	GA-P55-UD3L		2.3
Date:	Thursday, June 24, 2010	Sheet	24 of 35




度補償的快慢



20K/4.4%
VCC
DRT4
100K/1/4/S




```
feedback
pin
```




Gigabyte Technology			
Title VRD 11 -ISL6334			
Size Custom	Document Number GA-P55-UD3L		Rev 2.3
Date: Thursday, June 24, 2010		Sheet 24 of 34	




FRONT USB1




FRONT USB2




FRONT USB3



CASE OPEN



FLOPPY





Close to connector


Close to connector

Close to connector


Rear USB CONNECTOR



90 敵姆 : [15/4.5/7.5/4.5/15]






SATA LED






Close to connector

F USB & F 1394 POWER PROTECT




INTEL FRONT PANEL



Gigabyte Technology









Gigabyte Technology			
FP,F_USB,USB PWR,FDD,BZ			
GA-P55-UD3L			
Date:	Thursday, June 24, 2010	Sheet	29 of 35

ATX POWER CONNECTOR





Gigabyte Technology

Title		
ATX POWER CONNECTOR		
Size	Document Number	Rev
B	GA-P55-UD3L	2.3
Date:	Thursday, June 24, 2010	Sheet 30 of 35







Power domain chart

	RTL8111E
AVDD33	3.3V
DVDD33	3.3V
VDDREG	3.3V
DVDD10	1.05V



90歐姆：[20/4/8/4/20]







Gigabyte Technology

Title		
TPM I/F-SLB 9635 TT 1.2		
Size A	Document Number	Rev
	GA-P55-UD3L	2.3
Date:	Thursday, June 24, 2010	Sheet 33 of 35


TEMP H/W MONITOR




CPU SMART FAN




VOLTAGE-- H/W MONITOR




SYS FAN2




PWR FAN



SYS FAN1



KB/USB



Gigabyte Technology

Title			HWM,KB/MS, FAN CTRL
Size	Document Number	Rev	
Custom		GA-P55-UD3L 2.3	
Date:	Thursday, June 24, 2010	Sheet	34 of 35


PCH GPIO LIST TABLE

PIN NAME	PWR	After Power	Default	USAGE	NOTE
GP0	MAIN	H-Z	GPI	-PECI_REQ	N/A
GP1/TACH1	MAIN		GPI	ICH_FAN_TACH1	N/A
GP2/PIRQE#	MAIN		GPI	-PIRQE	P/U 8.2K VCC3
GP3/PIRQF#	MAIN		GPI	-PIRQF	P/U 8.2K VCC3
GP4/PIRQG#	MAIN		GPI	-PIRQG	P/U 8.2K VCC3
GP5/PIRQH#	MAIN		GPI	-PIRQH	P/U 8.2K VCC3
GP6/TACH2	MAIN		GPI	ICH_FAN_TACH2	N/A
GP7/TACH3	MAIN		GPI	ICH_FAN_TACH3	N/A
GP8	STBY	H	GPO	GPIO8	P/U 8.2K 3VDUAL
GP9/OC5#	STBY		NATIVE	OC5#	N/A
GP10/OC6#	STBY		NATIVE	OC6#	N/A
GP11/SMBALERT#	STBY		NATIVE	-SMBALERT	P/U 8.2K 3VDUAL
GP12	STBY	L	GPI	LAN_PHY_PWR_CTRL	P/U 8.2K 3VDUAL
GP13	STBY	L	GPI	GPIO13	P/U 8.2K 3VDUAL
GP14/OC7#	STBY		NATIVE	OC7#	N/A
GP15	STBY	L	GPO	GPIO15	N/A
GP16	MAIN		GPI	-SKTOCC	P/U 8.2K VCC3
GP17/TACH0	MAIN		GPI	ICH_FAN_TACH0	N/A
GP18	MAIN		NATIVE	MB_ID0	P/D 8.2K GND
GP19	MAIN		GPI	-LAN1_ISO	P/U 8.2K VCC3
GP20	MAIN		NATIVE	LED_CTL	P/U 1K VCC3
GP21	MAIN		GPI	VCC18_PCH_OV2	P/U 8.2K VCC3
GP22	MAIN	H-Z	GPI	VCORE_OV3	P/U 8.2K VCC3
GP23	MAIN		NATIVE	-LDRQ1	P/U 8.2K VCC3
GP24	STBY	L	GPO	TLS	P/U 8.2K 3VDUAL
GP25	STBY		NATIVE	-CPU_STOP	P/U 8.2K 3VDUAL
GP26	STBY		NATIVE	-ACZ_DET	P/U 8.2K 3VDUAL
GP27	STBY	H	GPO	GPIO27	P/U 8.2K 3VDUAL
GP28	STBY	H	GPO	GPIO28	P/U 8.2K 3VDUAL
GP29	STBY	L	GPI	GPIO29	N/A
GP30	STBY	H-Z	GPI	S_PWR_ACK	P/U 100K 3VDUAL
GP31	STBY	H-Z	GPI	N/A(Reverse)	P/U 8.2K VCC3
GP32	MAIN	H	GPO	MB_ID1	P/D 8.2K GND
GP33	MAIN	H	GPO	LOAD-LINE	P/U 1K VCC3
GP34	MAIN	H-Z	GPI	-PCI_STOP	P/U 8.2K VCC3
GP35	MAIN	L	GPO	GPIO35	P/U 8.2K VCC3
GP36	MAIN		GPI	-LAN1_DSM	P/U 8.2K VCC3
GP37	MAIN		GPI	N/A	P/U 8.2K VCC3
GP38	MAIN	H-Z	GPI	VCORE_OV2	P/U 8.2K VCC3
GP39	MAIN	H-Z	GPI	-LAN_DSM	P/U 8.2K VCC3
GP40	STBY		NATIVE	OC1#	N/A
GP41	STBY		NATIVE	OC2#	N/A
GP42	STBY		NATIVE	OC3#	N/A
GP43	STBY		NATIVE	OC4#	N/A
GP44	STBY	L	NATIVE	N/A	P/U 8.2K 3VDUAL
GP45	STBY		NATIVE	-LPCPME	P/U 8.2K 3VDUAL
GP46	STBY	L	NATIVE	PWR_LED	P/U 8.2K 3VDUAL
GP47	STBY		NATIVE	PSI_LED	P/U 8.2K 3VDUAL
GP48	MAIN	H-Z	IN	EN_PWM	P/U 8.2K VCC3
GP49	MAIN	H-Z	IN	VCC18_OV1	P/U 8.2K VCC3
GP50	MAIN		NATIVE	-REQ1	P/U 2.2K VCC
GP51	MAIN	H	NATIVE	-GNT1	N/A
GP52	MAIN		NATIVE	-REQ2	P/U 2.2K VCC
GP53	MAIN	H	NATIVE	-GNT2	N/A
GP54	MAIN		NATIVE	-REQ3	P/U 2.2K VCC
GP55	MAIN	H	NATIVE	-GNT3	N/A
GP56	STBY		NATIVE	N/A(Reverse)	P/U 8.2K 3VDUAL
GP57	STBY	H-Z	IN	VCORE_OV1	P/U 8.2K 3VDUAL
GP58	STBY	H-Z	NATIVE	F_USB_OC	P/U 8.2K 3VDUAL
GP59	STBY		NATIVE	USB_OCO#	N/A
GP60	STBY	H-Z	NATIVE	N/A(Reverse)	P/U 8.2K 3VDUAL
GP61	STBY	L	NATIVE	-SUSTAT	N/A
GP62	STBY	L	NATIVE	SUSCLK	N/A
GP63	STBY	L	NATIVE	GPIO63	N/A
GP64	MAIN	L	NATIVE	CLKOUTFLEX0	N/A
GP65	MAIN	L	NATIVE	CLKOUTFLEX1	N/A
GP66	MAIN	L	NATIVE	CLKOUTFLEX2	N/A
GP67	MAIN	L	NATIVE	CLKOUTFLEX3	N/A
GP72	STBY	H-Z	NATIVE	VCORE_OV4	P/U 8.2K 3VDUAL
GP73	STBY		NATIVE	1_05V_OV1	P/U 8.2K 3VDUAL
GP74	STBY	H-Z	NATIVE	1_05V_OV2	P/U 8.2K 3VDUAL
GP75	STBY	H-Z	NATIVE	N/A(Reverse)	P/U 8.2K 3VDUAL


Super I/O ITE8720 GPIO Table

PIN NAME	USAGE	NOTE
SVC/PECI_RQT/GP14	-PECI_REQ	
PWROK1/GP13	PWROK1/ITE_PWROK	
KRST#/GP62	-KBRST	
SO/GP50	-ICH_SPI_CS	
IRTX/GP47/CE2_N/JP7	CEB_N	
GP46/IRRX	-LAN2_DSM	
PSION#/GP42	-PSON	
PWROK2#/GP41	PECI_CTL	
PCIRST3#/GP10/VDIMM_STR_EN	-PCIE_RST	
RSMRST#CIRRX1/GP55	-RSMRST	
PME#/GP54	-LPCPME	
PD5/GP75/BUSSO0	N/A	

PIN NAME	USAGE	NOTE
FAN_TAC2/GP52	FANIO2	
FAN_TAC3/GP37	FANIO3	
VIDO3/FAN_TAC4/GP25/DSR2#	FANIO4	
FAN_CTL2/GP51	FANPWM2	
FAN_CTL3/GP36	FANPWM3	
VID4/GP34	BEEP-	
VID3/GP33	TURBO1	
VID2/GP32	TURBO0	
VCORE_GOOD/VID6/GP63	CPUT_LED1_C	
VID5/GP35	CPUT_LED2_C	
VID1/GP31	CPUT_LED3_C	
VID0/GP30	-LAN1_DSM	NBT_LED1_C
SLCT/GP80	CPU_LED1_C	
PE/GP81	CPU_LED2_C	
BUSY/GP82	CPU_LED3_C	
PD3/GP73/BUSSI1	SB_LED1_C	
PD4/GP74/BUSSI2	SB_LED2_C	
VCORE_EN/VID7/GP64	IT_GP64	SB_LED3_C
PD0/GP70	NB_LED1_C	
PD1/GP71	NB_LED2_C	
PD2/GP72/BUSSI0	NB_LED3_C	
GP22/SCK	LOW_PWR_1	
VIDO5/GP27/SIN2	LOW_PWR_2	
PCIRST2#/GP11	-PFMRST1	
PCIRST1#/GP12	-PFMRST2	
3VSB5W#/GP40	CSI_F0	BSEL166_1
SUSCH/GP53	CSI_F1	BSEL166_2
GP23/SI	BSEL166_3/CSISBSL	
VIDO0/GP20/CTS2#	CPUT_LED1_C	BSEL166_4
GP65/VDDA_EN/GB_01	MB_ID2	
PD6/GP76/BUSSO1	MB_ID3	
PD7/GP77/BUSSO2	MB_ID4	
AFD#/GP86/SMB_C_R	3V PIN	FST_2X8
INIT#/GP85/SMBD_M	SEC_2x8	GTLREF_AD2
ACK#/GP83	DDR_LED1_C	
VIDO1/GP21/DCD2#	DDR_LED2_C	
STB#/GP87/SMB_C_M	DDR_LED3_C	
PWRON#/GP44	VCORE_OV1	
PANSWH#/GP43	PWRBTSW	
KDAT/GP61	-PWRBTSW	
KCLK/GP60	KDAT	
MDAT/GP57	KCLK	
MACL/GP56	MDAT	
GP66/VLDT_EN/GB_02	NBT_LED1_C	MCLK
SVD/PCIRSTIN#/CIRRX/GP15	PWM2_CR	
KDAT/GP61	PWM2_CR	
GP67/CPU_PG/GB_03	EN_LOADLINE	IT_GP67/-EN_PWM2
SLIN#/GP84/SMBD_R	-EN_PWM2	
PSI_L/FAN_CLT5/CIRRX2/GP16	-THERM	
VIDO4/GP26/SOUT2	DDR18V_PH2_EN	
VIDO2/FAN_TAC5/GP24/DSR2#	DDR18V_LED	
VIDO6/GP17/RI2#	1_1V_PH_EN	
VIDO7/JP6/DTR2#	JP6	
PD5/GP75/BUSSO0	SB_LED3_C	



PWM各相位的擺法如下：



BIOS超電壓對應表：

線路圖名稱	BIOS選項
Vcore	CPU Vcore
CPU_VTT	CPU Termination
CPU_VAXG	CPU Graphic Core
VCC1_8_PCH	CPU PLL
VCC1_05_PCH	PCH core
3VDUAL	3VDUAL
DDR15V	DRAM voltage
DDRVTT	DRAM Termination
VREF_CA_A/VREF_CA_B	DRAM Address Ref
VREF_DQ_A/VREF_DQ_B	DRAM Data Ref

散熱模組料號：

8IBP:
1.12SP2-01A001-Y1R/Y2R
2.12SP2-01A001-Z1R/Z2R
(HIBRID模組)包材階

	3 pin FAN control	4 pin FAN control	FAN speed	Controller
CPU FAN	FANPWM1	FANPWM3	FANIO1	IT8720
	ICH_FAN_PWM2	ICH_FAN_PWM0	ICH_FAN_TACH0	PCH
SYS FAN	FANPWM2	N/A	FANIO2	IT8720
	ICH_FAN_PWM1	N/A	ICH_FAN_TACH1	PCH
PWR FAN	N/A	N/A	FANIO3	IT8720
			ICH_FAN_TACH2	PCH

Gigabyte Technology			
Title			
TABLE LIST			
Size	Document Number	Rev	
C	GA-P55-UD3L	2.3	
Date	Thursday, June 29, 2011	Sheet	35 of 35